

WWW. IGANPOWER.COM 230 -3410 LOUGHEED HWY VANCOUVER, BC, V5M 2A4 CANADA

### GPI65005DF68

#### N-channel 650V 5A GaNPower HEMT in DFN 6X8 Package

**Datasheet version 3.0** 

#### **Features**


BV <sub>DSS</sub>	R <sub>DSON</sub>	I <sub>DS</sub>	$Q_G$
700 V	235 mΩ	5A	1.6 nC

- Ultra-low R<sub>DS(on)</sub>
- High dv/dt capability
- Extremely low input capacitance
- Zero Qrr
- Outstanding switching performance
- Low Profile

### **Applications**

- Switching Power Applications
- Server and Telecom Power Application
- EVOBC and DC-DC Converters
- UPS, Inverters, PV





#### Description

These devices are N-channel 650 V Power GaN HEMTs based on proprietary E-mode GaN on silicon technology. The resulting product has extremely low on state resistance, very low input capacitance and zero reverse recovery charge making it especially suitable for applications which require superior power density, ultra-high switching frequency and outstanding efficiency.



WWW. IGANPOWER.COM 230 -3410 LOUGHEED HWY VANCOUVER, BC, V5M 2A4 CANADA

# **Device Characteristics**

Stat	tic Parameters			Test data			
	Parameters		Conditions	Min	Typical	Max	Unit
1	Vasarin	Gate threshold voltage	$V_{DS}=V_{GS}, I_{D}=3.5 \text{mA}$ ( $T_{J}=25  ^{\circ}\text{C}$ )	0.9	1.25	1.7	V
1 V <sub>GS(TH)</sub>		date tillesilolu voltage	$V_{DS}=V_{GS}$ , $I_{D}=3.5$ mA ( $T_{J}=150$ °C)		1.15		V
2	BV <sub>DSS</sub>	Drain-Source breakdown voltage	$V_{GS}$ =0V, $I_D$ < 1 $\mu$ A ( $T_J$ =25 °C)		700	800	V
2		Zero gate voltage drain leakage	$V_{GS}$ =0V, $V_{DS}$ = 650V $T_{J}$ = 25 °C		0.1	1	μΑ
3	I <sub>DSS</sub>	current	$V_{GS} = 0V V_{DS} = 650V$ $T_{J} = 150 \text{ °C}$		3		μΑ
4	I <sub>GSS</sub>	Gate-Source Leakage	$V_{GS} = 6V$ , $V_{DS} = 0V$		13	50	μΑ
5	D	drain-source on resistance	$V_{GS}=6V, I_{D}=1.25A$ $T_{J}=25  {}^{\circ}C$		235	300	mΩ
5	R <sub>DSON</sub>	drain-source on resistance	$V_{GS}=6V$ , $I_{D}=1.25A$ $T_{J}=150 ^{\circ}C$		580		mΩ
6	V <sub>SD</sub>	Reverse conduction voltage	I <sub>SD</sub> =1A, V <sub>GS</sub> =0V	1.4	2.2	3	V
7	R <sub>G</sub>	Gate resistance	f=25Mhz Open drain		1		Ω
Dynamic Parameters		ers		Test data			
	Parameters		Conditions	Min	Typical	Max	Unit
1	C <sub>ISS</sub>	Input capacitance	V <sub>GS</sub> = 0 V		39		pf
2	Coss	Output capacitance	V <sub>DS</sub> = 500 V		11.8		pf
3	C <sub>RSS</sub>	Reverse transfer capacitance	f = 100 kHz		0.24		pf
4	C <sub>O(ER)</sub>	Effective output capacitance, energy related	V <sub>DS</sub> = 0 - 500 V		15		pf
5	$Q_{G}$	Gate charge	V <sub>DS</sub> = 500 V		1.6		nC
6	Q <sub>GS</sub>	Gate to source charge	I <sub>D</sub> = 2.5 A		0.30		nC
7	$Q_{GD}$	Gate to drain charge	V <sub>GS</sub> = 6 V		0.38		nC
8	Q <sub>OSS</sub>	Output Charge	V <sub>DS</sub> = 0 - 500 V		10		nC
9	Q <sub>RR</sub>	Reverse recovery charge			0		nC



WWW. IGANPOWER.COM 230 -3410 LOUGHEED HWY VANCOUVER, BC, V5M 2A4 CANADA

Swi	Switching Performance			Test data			
	Parameters		Conditions	Min	Typical	Max	Unit
1	T <sub>D(ON)</sub>	Turn-on delay time	V <sub>DS</sub> = 500 V		5		ns
2	T <sub>R</sub>	Rise time	I <sub>D</sub> = 1.25 A		10		ns
3	T <sub>D(OFF)</sub>	Turn-off delay time	$R_G = 22/2 \Omega$ $V_{GS} = -3/6 V$		16		ns
4	T <sub>F</sub>	Fall time	$V_{GS} = -3/6 \text{ V}$		11		ns

## Absolute Max. Ratings

	Symbols	Parameters	Value	Unit
1	$V_{DS-max}$	Breakdown voltage transient @ Tcase=25°C	800	V
2	V <sub>DS-max</sub>	Breakdown voltage transient @ T <sub>Case</sub> =125°C	650	V
3	$V_{GS-max}$	Gate to source max. voltage @ T <sub>Case</sub> =25°C	-12 to +7.5	V
4	I <sub>DS-max</sub>	Drain to source DC current @ T <sub>case</sub> =25 °C	5	Α
5	I <sub>DS-max</sub>	Drain to source pulse current @ Tcase=25°C, pulse width 10 $\mu$ s, $V_{GS}$ = 6 V	11	А
6	I <sub>DS-max</sub>	Drain to source pulse current @ T <sub>Case</sub> =100°C	5	Α
7	dv/dt <sub>-max</sub>	Drain to source voltage slew rate	150	V/ns
8	$T_{J-max}$	Max junction temperature	150	°C
9	$T_{S\text{-storage}}$	Storage temperature	-55 to 150	oC

## Thermal and Soldering Characteristics (Typical)

	Symbols	Parameters	Value	Unit
1	R <sub>thJC</sub>	Thermal resistance (junction to case)	1.4	°C /W
2	R <sub>thJA</sub>	Thermal resistance (junction to ambient)	62	°C /W
3	T <sub>solder</sub>	Reflow soldering temperature	260	°C


## **Ordering**

Order Code		Package Type	Packaging Method	Qty
GPI65005DF	DFN5x6			




WWW. IGANPOWER.COM 230 -3410 LOUGHEED HWY VANCOUVER, BC, V5M 2A4 CANADA

## **Electrical Performance**






WWW. IGANPOWER.COM 230 -3410 LOUGHEED HWY VANCOUVER, BC, V5M 2A4 CANADA







WWW. IGANPOWER.COM 230 -3410 LOUGHEED HWY VANCOUVER, BC, V5M 2A4 CANADA

# Package Information





PKG nom. thickness: 0.85mm (Y type) LF THICKNESS: 0.203±0.008 THK





WWW. IGANPOWER.COM 230 -3410 LOUGHEED HWY VANCOUVER, BC, V5M 2A4 CANADA

# **GaN HEMT Frequently Asked Questions**

1	Q: Can we do pin to pin switch for silicon MOSFET or IGBT?  A: The short answer is no. GaN HEMT power devices are far superior than the best silicon devices such as super junction MOSFETs. However, due to different requirements of gate driving voltage and extremely high dv/dt slew rate, special drivers and optimized PCB layouts are recommended to minimize the impact from circuit parasitics.
2	Q: How do GaN power devices compare with SiC? A: Currently GaN power HEMT devices are most suitable for low to medium voltage (≤1200V) and power (<20KW) applications. GaN is the ideal choice for high frequency applications. SiC devices are better choice for high voltage and high-power applications (>20KW).
3	Q: Do we need to parallel an FRD for applications such as inverters?  A: GaN devices are different from silicon MOSFET or IGBT in that they have no inherent PN junction diodes that cause reverse recovery issue. User do not need to parallel an FRD for the purpose of suppressing the body diode reverse recovery effect, since GaN HEMT can operate in both first and third quadrants. However, care should be taken for the dead time powerloss since the Vsd voltage of GaN HEMT is usually close to 2V. This is especially true when a negative gate voltage is applied.
4	Q: Can we parallel GaN HEMT devices?  A: Yes, GaN HEMT is ideal for paralleling, due to the positive temperature coefficient of R <sub>ds,on</sub> . Hence, paralleling GaN HEMT devices are encouraged.