

# **GPIHV15DK**

#### N-channel 1200V 15A GaN Power HEMT in TO252 Package

#### Datasheet version: 2.1

#### **Features**

| BV <sub>dss</sub> | R <sub>dson</sub> | l <sub>ds</sub> | Qg      |
|-------------------|-------------------|-----------------|---------|
| 1200V             | 100 mΩ            | 15 A            | 4.15 nC |


- Ultra-low RDS(on)
- High dv/dt capability
- Extremely low input capacitance
- Zero Qrr
- Outstanding switching performance
- Low Profile

#### **Applications**

- Switching Power Applications
- UPS, Inverters

### **Description**

These devices are N-channel 1200 V Power GaN HEMTs based on proprietary E-mode GaN on silicon technology. The resulting product has extremely low on state resistance, very low input capacitance and zero reverse recovery charge making it especially suitable for applications which require superior power density, ultra-high switching frequency and outstanding efficiency.





### **Device Characteristics**

| Static Parameters  |  |   |  |       | Test da  | ata  |  |
|--------------------|--|---|--|-------|--|------|--|
|                    | Parameters   |   | Conditions   | Min   | Typical  | Max  | Unit   |
| 1                  | V <sub>gs(TH)</sub>  | Gate threshold voltage  | V <sub>ds</sub> =V <sub>gs</sub><br>Id=3.5mA   | 1.0   | 1.2  | 1.4  | V  |
| 2                  | BV <sub>dss</sub>  | Drain-Source breakdown voltage  | V <sub>gs</sub> =0V<br>I <sub>d</sub> =10uA  |       | 1200   |      | V  |
| 3                  | l <sub>dss</sub>   | Zero gate voltage drain current, $T_c$ = 25 $C^{\circ}$   | V <sub>gs</sub> =0V<br>V <sub>ds</sub> =1200V  |       | 10   | 50   | uA   |
| 4                  | l <sub>gss</sub>   | Gate-Source Leakage   | V <sub>gs</sub> = 6V<br>V <sub>ds</sub> =0V  |       | 65   | 200  | uA   |
| 5                  | $R_{dson}$   | Static drain-source on resistance,<br>$T_c = 25C^\circ$   | V <sub>gs</sub> =6V<br>I <sub>d</sub> =2.5A  |       | 100  | 115  | mΩ   |
| 6                  | $V_{sd}$   | Reverse conduction voltage  | I <sub>sd</sub> =1A<br>V <sub>gs</sub> =0V   | 1.65  | 1.9  | 2.05 | V  |
| 7                  | Rg   | Gate resistance   | F=25MHz  |       | 1.93   |      | Ω  |
| Dynamic Parameters |  |   | Test data  |       |  |      |  |
|                    | Parameters   |   | Constitution of  |       |  |      |  |
|                    | Farameters   |   | Conditions   | Min   | Typical  | Max  | Unit   |
|                    | C <sub>iss</sub>   | Input capacitance   | V <sub>gs</sub> =0V  | Min   | 124  | Max  | <b>Unit</b> pf                               |
| 1                  |  | Input capacitance<br>Output capacitance   | V <sub>gs</sub> =0V<br>V <sub>ds</sub> =400V   | IVIIn |  | Max  | _  |
| 1                  | C <sub>iss</sub>   |   | V <sub>gs</sub> =0V  | Min   | 124  | Max  | pf   |
| 1                  | C <sub>iss</sub><br>C <sub>oss</sub>   | Output capacitance  | V <sub>gs</sub> =0V<br>V <sub>ds</sub> =400V   |       | 124<br>38  | Max  | pf<br>pf                                     |
| 1<br>3             | C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub>   | Output capacitance<br>Reverse transfer capacitance  | V <sub>gs</sub> =0V<br>V <sub>ds</sub> =400V<br>f=1MHz   |       | 124<br>38<br>6.8   | Max  | pf<br>pf<br>pf                               |
|                    | C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br>Qg   | Output capacitance<br>Reverse transfer capacitance<br>Gate charge   | V <sub>gs</sub> =0V<br>V <sub>ds</sub> =400V<br>f=1MHz<br>V <sub>ds</sub> =400V  |       | 124<br>38<br>6.8<br>4.15   | Max  | pf<br>pf<br>pf<br>nC                         |
|                    | C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub>  | Output capacitance<br>Reverse transfer capacitance<br>Gate charge<br>Gate to source charge  | $V_{gs}=0V$<br>$V_{ds}=400V$<br>f=1MHz<br>$V_{ds}=400V$<br>$I_{d}=7.5A$  |       | 124<br>38<br>6.8<br>4.15<br>0.7  | Max  | pf<br>pf<br>pf<br>nC<br>nC                   |
| 3                  | C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br>Qg<br>Qgs<br>Qgd   | Output capacitance<br>Reverse transfer capacitance<br>Gate charge<br>Gate to source charge<br>Gate to drain charge<br>Reverse recovery charge                               | $V_{gs}=0V$<br>$V_{ds}=400V$<br>f=1MHz<br>$V_{ds}=400V$<br>$I_{d}=7.5A$  |       | 124<br>38<br>6.8<br>4.15<br>0.7<br>0.9                                 |      | pf<br>pf<br>pf<br>nC<br>nC<br>nC             |
| 3                  | C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub><br>Q <sub>rr</sub>                    | Output capacitance<br>Reverse transfer capacitance<br>Gate charge<br>Gate to source charge<br>Gate to drain charge<br>Reverse recovery charge                               | $V_{gs}=0V$<br>$V_{ds}=400V$<br>f=1MHz<br>$V_{ds}=400V$<br>$I_{d}=7.5A$  | Min   | 124<br>38<br>6.8<br>4.15<br>0.7<br>0.9<br>0                            |      | pf<br>pf<br>pf<br>nC<br>nC<br>nC             |
| 3                  | C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub><br>Q <sub>rr</sub>                    | Output capacitance<br>Reverse transfer capacitance<br>Gate charge<br>Gate to source charge<br>Gate to drain charge<br>Reverse recovery charge                               | $V_{gs}=0V \\ V_{ds}=400V \\ f=1MHz \\ V_{ds}=400V \\ I_{d}=7.5A \\ V_{gs}=6V \\ \hline \\ $ |       | 124<br>38<br>6.8<br>4.15<br>0.7<br>0.9<br>0<br>Test da                 | ata  | pf<br>pf<br>nC<br>nC<br>nC<br>nC             |
| 3<br>2<br>Swi      | C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub><br>Q <sub>rr</sub><br>itching Perform | Output capacitance<br>Reverse transfer capacitance<br>Gate charge<br>Gate to source charge<br>Gate to drain charge<br>Reverse recovery charge                               | $V_{gs}=0V \\ V_{ds}=400V \\ f=1MHz \\ V_{ds}=400V \\ I_{d}=7.5A \\ V_{gs}=6V \\ \hline \\ $ |       | 124<br>38<br>6.8<br>4.15<br>0.7<br>0.9<br>0<br>Test da<br>Typical      | ata  | pf<br>pf<br>nC<br>nC<br>nC<br>nC             |
| 3<br>2<br>Swi      | C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br>Qg<br>Qgs<br>Qgd<br>Qrr<br>itching Perform<br>Parameters<br>t <sub>d(on)</sub>             | Output capacitance<br>Reverse transfer capacitance<br>Gate charge<br>Gate to source charge<br>Gate to drain charge<br>Reverse recovery charge<br>ance<br>Turn-on delay time | $V_{gs}=0V \\ V_{ds}=400V \\ f=1MHz \\ V_{ds}=400V \\ I_{d}=7.5A \\ V_{gs}=6V \\ \hline \\ $ |       | 124<br>38<br>6.8<br>4.15<br>0.7<br>0.9<br>0<br>Test da<br>Typical<br>6 | ata  | pf<br>pf<br>nC<br>nC<br>nC<br>nC<br>nC<br>nC |



### Absolute Max. Ratings

|   | Symbols                | Parameters  | Value       | Unit |
|---|------------------------|---|-------------|------|
| 1 | V <sub>DS-max</sub>    | Breakdown voltage transient @ T <sub>case</sub> =25°C           | 1350        | V    |
| 2 | $V_{GS-max}$           | Gate to source max. transient voltage @ T <sub>case</sub> =25°C | -12 to +7.5 | V    |
| 3 | I <sub>ds-max</sub>    | Drain to source DC current @ T <sub>case</sub> =25°C            | 15          | А    |
| 4 | I <sub>ds-max</sub>    | Drain to source DC current @ T <sub>case</sub> =100°C           | 12          | А    |
| 5 | dv/dt- <sub>max</sub>  | Drain to source voltage slew rate                               | 200         | V/nS |
| 6 | T <sub>J-max</sub>     | Max junction temperature  | 150         | °C   |
| 7 | T <sub>S-storage</sub> | Storage temperature   | -55 to 150  | °C   |

### Thermal and Soldering Characteristics (Typical)


|   | Symbols             | Parameters                               | Value | Unit  |
|---|---------------------|--|-------|-------|
| 1 | $R_{thJC}$          | Thermal resistance (junction to case)    | 1.25  | °C /W |
| 2 | $R_{thJA}$          | Thermal resistance (junction to ambient) | 60    | °C /W |
| 2 | T <sub>solder</sub> | Reflow soldering temperature             | 260   | °C    |

### **Ordering**

| Order Code | Package Type | Packaging Method | Qty |
|------------|--------------|------------------|-----|
| GPI65015TO | TO-220-3     |                  |     |




## **Electrical Performance**




For more information, visit us at: www.iganpower.com, or contact us at sales@iganpower.com









#### Package Information







|  | VARIATIONS (ALL | DIMENSIONS S | HOWN IN INCH) |
|--|-----------------|--------------|---------------|
|  | SYMBOLS         | MIN.         | MAX.          |
|  | A               | 0.086        | 0.094         |
|  | A1              | 0.040        | 0.050         |
|  | Ь               | 0.024 1      | YP.           |
|  | Ь2              | 0.205        | 0.215         |
|  | c               | 0.018        | 0.023         |
|  | c1              | 0.018        | 0.023         |
|  | D               | 0.210        | 0.220         |
|  | E               | 0.250        | 0.265         |
|  | D1              | 0.180        | -             |
|  | E1              | 0.150        | -             |
|  | e               | 0.090        | BSC.          |
|  | e1              | 0.180 BSC.   |               |
|  | Н               | 0.370        | 0.410         |
|  | L               | 0.020        | _             |
|  | L1              | 0.025        | 0.040         |
|  | L2              | 0.06         | 0.08          |

#### NOTES:

JEDEC OUTLINE : TO-252 AB
2 MILS SUGGESTED FOR POSITIVE CONTACT AT MOUNTING.







#### **GaN HEMT Frequently Asked Questions**

| 1 | Q: Can we do pin to pin switch for silicon MOSFET or IGBT?  |  |
|---|---|--|
|   | A: The short answer is no. GaN HEMT power devices are far superior than the best silicon          |  |
|   | devices such as super junction MOSFETs. However, due to different requirements of gate            |  |
|   | driving voltage and extremely high dv/dt slew rate, special drivers and optimized PCB layouts     |  |
|   | are recommended to minimize the impact from circuit parasitics. Some packaging forms such         |  |
|   | as GaNPower's DFN packaged devices offer both sense and force for the source terminal. Also,      |  |
|   | for traditional TO220 packages, please be advised that the pins are arranged as Gate – Source     |  |
|   | -Drain, and the thermal pad is connected to the source instead of drain.                          |  |
| 2 | Q: Are GaN power devices reliable?  |  |
|   | A: GaN power HEMTs have been tested by GaNPower and many other vendors, users and                 |  |
|   | testing facilities to be as reliable (if not better than) silicon counterparts.                   |  |
| 3 | Q: How do GaN power devices compare with SiC?   |  |
|   | A: Currently GaN power HEMT devices are most suitable for low to medium voltage (≤1200V)          |  |
|   | and power (<20KW) applications. GaN is the ideal choice for high frequency applications. SiC      |  |
|   | devices are better choice for high voltage and high-power applications (>20KW).                   |  |
| 4 | Q: Do we need to parallel an FRD for applications such as inverters?                              |  |
|   | A: GaN devices are different from silicon MOSFET or IGBT in that they have no inherent PN         |  |
|   | junction diodes that cause reverse recovery issue. User do not need to parallel an FRD for the    |  |
|   | purpose of suppressing the body diode reverse recovery effect, since GaN HEMT can operate         |  |
|   | in both first and third quadrants. However, care should be taken for the dead time power loss     |  |
|   | since the Vsd voltage of GaN HEMT is usually close to 2V. This is especially true when a negative |  |
|   | gate voltage is applied.  |  |
| 6 | Q: Can we parallel GaN HEMT devices?  |  |
|   | A: Yes, GaN HEMT is ideal for paralleling, due to positive temperature coefficient of Rdson       |  |
|   | and slightly positive temperature coefficient of threshold voltage.                               |  |
| 5 | Q: Where can we find drivers for GaNPower HEMT devices?   |  |
|   | A: While some of the GaNPower's HEMTs are either monolithically integrated with gate              |  |
|   | driver or co-packaged with a silicon driver, drivers can be easily found from vendors such as     |  |
|   | TI and Silicon Lab for either single sided or half-bridge configurations:                         |  |
|   | ✓ <u>TI: LM5114</u> : Single 7.6A Peak Current Low-Side Gate Driver                               |  |
|   | ✓ <u>TI: UCC27611</u> : 5V, 4A/6A Low Side GaN Driver   |  |
|   | ✓ Maxim: MAX5048C: 7A Sink/3A Source Current, 8ns, SOT23, MOSFET Drive                            |  |
|   | ✓ Fairchild: FAN3122: Single 9-A High-Speed, Low-Side Gate Driver                                 |  |
|   | ✓ <u>Silicon Lab: Si827X</u> : 4 Amp ISO driver with High Transient (dv/dt) Immunity              |  |