#### **Report on OVP-GaN** Testing



By Carl XH Li (GaNPower Semiconductor (Foshan) Ltd.) Simon Li (GaNPower International Inc.)

#### GANPOWER INTERNATIONAL 鎵能國際半導體有限公司

© GANPOWER INTERNATIONAL INC.



#### GaNPower New Product: GaN EHEMT with Integrated Over-Voltage Protection Circuit





DFN8x8-OVP. Suggested driving range G: 5-6V; GO: 5-15V, protection > 30V







Double pulse unclamped inductive switching (UIS) testing at 10V driving pulses.



#### Experimental

- A general purpose power supply PCB were used with 8x8 DFN foot print compatible with GaNPower OVP-GaN device (product ID GPI60515DSOVP).
- A RIGOL DG1022U Waveform Generator were used as a driver to provide a maximum of 10V driving to Go lead of the OVP-GaN device. 10V double pulse equivalent to 100kHz were used to perform the experiment.
- A CYBERTEK CP8050A Current Probe were used to provide drain current measure for the low-side GaN device.









# Measurement Summary

	А	В	С	D	Е	F	G	
1	Test date	Waveform	Vin(V)	Freq(K)	Go(V)	lds(A)	PCB setting	
67	2019-01-31	g67	250	100	10	12.4	Input // 1uF+6.8nFCap+Lowside GaN DS//220pF Norm	nal
68	2019-01-31	g68	300	100	10	14.8	Input // 1uF+6.8nFCap+Lowside GaN DS//220pF Norm	nal
69	2019-01-31	g69	350	100	10	17.2	Input // 1uF+6.8nFCap+Lowside GaN DS//220pF Norm	nal
70	2019-01-31	g70	380	100	10	20.4	Input // 1uF+6.8nFCap+Lowside GaN DS//220pF Norm	nal
71	2019-01-31	g71	400	100	10	21.6	Input // 1uF+6.8nFCap+Lowside GaN DS//220pF Norm	nal
72	20 <mark>1</mark> 9-01-31	g72	450	100	10	23.6	Input // 1uF+6.8nFCap+Lowside GaN DS//220pF Norm	nal



	А	В	С	D	Е	F	G
1	Test date	Waveform	Vin(V)	Freq(K)	Go(V)	lds(A)	PCB setting
67	2019-01-31	g67	250	100	10	12.4	Input // 1uF+6.8nFCap+Lowside GaN DS//220pF Normal









	А	В	С	D	E	F	G
1	Test date	Waveform	Vin(V)	Freq(K)	Go(V)	lds(A)	PCB setting
69	2019-01-31	g69	350	100	10	17.2	Input // 1uF+6.8nFCap+Lowside GaN DS//220pF Normal





	А	В	С	D	Е	F	G	
1	Test date	Waveform	Vin(V)	Freq(K)	Go(V)	lds(A)	PCB setting	
70	2019-01-31	g70	380	100	10	20.4	Input // 1uF+6.8nFCap+Lowside GaN DS//220pF	Normal





	А	В	С	D	Е	F	G	
1	Test date	Waveform	Vin(V)	Freq(K)	Go(V)	lds(A)	PCB setting	
71	2019-01-31	g71	400	100	10	21.6	Input // 1uF+6.8nFCap+Lowside GaN DS//220pF	Norma
	T→ 1 ↔							
	3 <b>₽</b>							
	2 ₅• <sup>Vds</sup> ▲							
		0.0V/div 27.4V 2 Pos -51.40V === YA -62.80V YB 11.40V III AY	200V/div -408V 3 Po -72.00V YA -300.0V YB 228.0V 101 AY	5.00V/div s 1.70V 4 −13.70V === −19.40V 5.700V 101	20.0A/di Pos -70.8 YA 22.80 YB 0.000 ▲Y 22.80	A A A	XA  Stop I I III 2.00 us/ X-Pos 6.18us   XB  T 5.60V 28.0us 28.0Kpts   1/Δx  Edge  Norm 1.00GSa/s	







#### Conclusions

- Double pulse testing with unclamped inductive load has been succefully demonstrated for GaNPower's OVP-GaN devices up to 450V (limited by HV capacitor) and 24A.
- GaNPower's OVP-GaN device not only provides over-voltage protection but also enables larger gate driving voltage up to 15V.
- Under hard-switching condition, it is important to protect the low-side GaN switch using a filtering capacitor.

#### LET'S WORK TOGETHER

#### Our Believes

Integrity Technology Innovation Fast Growing





#### THANKS FOR YOUR PATIENCE AND SUPPORT 衷心感謝您的耐心與支持

